INTRODUCTION
Control of today's medium and high-power converters is, in most cases, based on a centralized &@tal controller, as explained in [l] . This approach has several drawbacks with perhaps the biggest one being the large number of point-topoint signal links that connect power stage and sensors on one side with the centralized controller on the other.
Furthermore, the signals in typical power electronics systems come in variety of different formats and are transmitted through a variety of physical meha. This makes the standardization and modularization of power electronics systems and subsystems very difficult, if not impossible.
In this paper we approach the issue of standardization in power electronics by standardzing the signal distribution network, which allows for open architecture distributed controller approach. The standardization of communication interface allows partitioning of power electronics system into flexible, easy-to-use, multifunctional modules or building blocks, which should si@icantly ease the task of system integration [2-41, [6-8] . The concept of a distributed controller is widely accepted in motion control and factory automation systems [9] . More along the lines of distributed control at the converter level was reported by Malapelle et al. [7] who proposed a distributed &@tal controller for hgh-power drives. They partitioned the system controller into a regulator and a bridge controller, whch were connected via a relatively slow parallel bus. Toit et al. [6] have proposed a control structure where phase-leg controllers are connected to a higher-level controller through a (2.5 Mbitdsec) daisythained fiber optic link. In their structure the current control is implemented locally in a phase-leg controller, while the voltage control is implemented in a higher-level controller, This paper proposes a real-time, dgital control network suitable for medium-and high-power converters where the network communication protocol is designed to support modular and open-system design approach in power electronics. 
COMMUNICATION PROTOCOL
Because of the requirement of noise immunity, and in order to eliminate the large number of point to point links between the controller and the power the serial fiber optic ring network, like the one shown in Fig. 2 Because of those requirements none the five commercially available protocols designed for industrial control and automation applications that were considered for the application as power electronics were not found suitable.
Therefore, the communication network in this paper is designed as a master-slave ring network that runs over plastic 125 Mb/s fiber optic. In this type of network topology, application manager is a master node controlling the communications where all the hardware managers are operating in the slave mode.
A. Communication Protocol Functional Description
Master-slave protocol that is implemented insures deterministic response of the network. If the error occurs during transmission, corrupt data is not used. Instead the new data simply overwrites the previous data. This way the data flow is kept strictly predetermined.
Shown in Fig all the control variables such as: switching frequency information, duty cycle information and all the sensor information. Provision for non-critical data transfer is designed to support tasks such as initialization and software reconfiguration of the hardware managers. Non-critical data transfer is allowed only after all the time critical data is exchanged. Fig. 4 shows three types of time critical data frames: control data frame, synchronization frame and command frame.
The data frame consists of command indicating the beginning of the data packet, address of the node, data field and error check. The way data field is configured depends on the particular application and type of the hardware manager.
In a ring type of network, each node introduces a delay in data propagation path.
Meaning that if we send synchronization command through the network, each node is going to receive the command with as many time delay Td, as there are nodes between that node and the master node. The time delay, Td, in the hardware test-bed implemented is typically around 460 ns. This means that the error in synchronization w i l l generate time shifted PWM signals at the outputs, causing low frequency harmonics. This problem is solved with the synchronization sequence.
Format of the synchronization frame is shown in Fig. 4(b) . The Frame starts with Synchronization command, and is followed by 8 bit long data blocks containing addresses of slave nodes and 'filler' fields, which are T d long and are used for propagation delay compensation. The first address to be transmitted is of the slave node that is last to receive the frame. The number of address data blocks sent equals the number of slave nodes on the ring, which we want to synchronize. The first field is a synchronization command that alerts the nodes to wait for their time to synchronize. Next are the address fields of the nodes being synchronized.
After the synchronization command is passed, the node awaits its address field. When the address is received, the node generates the synchronization signal. Because all the addresses are in reverse order and time delayed for the node propagation delay all the addresses will arrive at the destination nodes at almost the same time. Using this type of synchronization scheme in proposed 125 Mb/s fiber optical link synchronization error is reduced bellow 80 ns.
HARDWARE MANAGER DESIGN
Hardware manager in power electronics distributed network is designed to provide control and communication functions for the module it is associated with. It is designed to support all module specific control tasks thus making the module specific functions, such as for example soft switching, invisible to the applications manager. In the following sections two types of hardware managers will be discussed: a hardware manager for the power switching device, and a hardware manager for the current or voltage sensor.
A. Hardware Managerfor Soft-Switched-Phase-Leg
The hardware manager shown in Fig. 5 is designed to The following are the control soft-switched phase leg. The only information the hardware manager communicates is a standardized serial data packet. All the necessary data for proper module operation are encoded in the data field of control data packet that was previously explained.
The hardware manager, shown in The communication and control block, which is implemented in hardware (PLD), handles all application layer functions. The communication and control subsystem can be viewed as a state machine, shown in Fig. 6, receiving commands through the network and changing states and outputs accordingly. Its basic states are described as:
idle mode (waiting for the data packet to arrive), forward mode (passing the mformation to the subsequent node), active mode (incoming data packet has the address of the node): when the data is being first verified by CRC checker and then stored in corresponding buffers and the packet is then forwarded with the results of current/voltage/temperature measurements and local status information, synchronization mode (after receiving SYNC command from application manager): which reloads the double buffers, initiates A/D conversion and resets PWM generator and initialization mode: whch initializes the whole system and dynamically assigns the node address. Most of today's control systems in power electronics are based on full-state feedback, which requires per-switching cycle current and voltage measurement. Therefore, the designed hardware manager consists of current, voltage and temperature sensors. Measurement of module voltage and current is performed simultaneously per switching cycle using two 12-bits AD converters, while temperature measurement is performed with 10 times slower rate. Proper timing is achieved also through synchronization command received from application manager. Measurement results are stored in the output buffer, ready to be packed into a corresponding data packet and sent to applications manager.
B. Hardware Manger for Distributed Sensor
Although the hardware manager has built-in current, voltage and temperature sensors for some applications, additional system sensors such as position, velocity etc. are needed to provide feedback to the application controller. To overcome this limitation a new architectural block smart sensor is introduced. It is designed to follow the same communication protocol, has a built in A/D converter and sensor and same communication interface as smart module. Fig. 8 shows the functional dlagram and the hardware prototype of the smart sensor. The instants of A/D conversion are synchronized with the rest of the network using the already explained synchronization frame. 
APPLICATIONS MANAGER
The application manager, is a high-level controller liberated from low-level hardware oriented tasks. It is designed to provide the system with flexibility and software reconfigurability .
The prototype application manager (Fig. 9 ) is built around Analog Devices 21062 SHARC floating point DSP processor, with an onboard ALTERA 10K PLD and fiber-optic communication interface that provides open control architecture capable of controlling multiple independent modules. "Ius allows the applications manager hardware archtecture to be independent of the converter topology, number of switches, sensors, etc. and allows system reconfiguration through software only. 
EXPERIMENTAL RESULTS
To verify the idea of a distributed controller, a three-phase voltage source inverter (VSI) driving a simple R-L load was designed as shown in Fig. 10 . Prototype of the converter consists of three smart hardware managers controlling softswitched phase leg modules, connected via fiber optic communication link, while the application manager performs control tasks related to controlling the output currents of the inverter in closed-loop manner.
Each phase leg is designed using 1200 V, 300 A IGBT phase-leg modules as main switches. Fig 12 shows output current waveforms of the three-phase VSI with the closed current loops in DQ reference frame. Hardware independent, applications manager capable of controllmg several different types of converters in parallel, and Simple system integration and reconfiguration.
We believe that dstributed digital controller environment together with open-system communication protocol provides solid ground for object oriented software design in power electronics. This will also enable easier integration of higherlevel graphically oriented design and simulation tools with power electronics hardware.
Finally, we anticipate that both hardware and software standardization and modularization will lead to user friendly, plug and play, system oriented design in power electronics as opposed to today's predominantly circuit oriented, custom design practice.
